

10




FIG. 1





FIG. 2

FIG. 3

300






FIG. 4




FIG. 5




FIG. 6

007 →



Fig. 7

800 → "T04050" 802-80

Editor Instruction	Description
No-Op	No operation is performed
Write1	General purpose single word write
Write2	General purpose double word write
Delete1	General purpose single word delete
Delete2	General purpose double word delete
Read-Modify-Write with Mask	Single word modify; mask provided with data
Read-Modify-Write with Default Mask	Mask provided from one of a plurality of default masks
Swap	Swap the current top MPLS label
Swap/Push1	Swap the current top MPLS label and push one other to the top
Push1	Push one MPLS label to the top of the MPLS stack
Swap/Push2	Swap the current top MPLS label and push two others to the top
Push2	Push two MPLS labels to the top of the MPLS stack
Pop1/Swap	Pop the current top MPLS label and swap the next
Pop1	Pop the current top MPLS label
Pop2	Pop the two current top MPLS labels
PopAll	Pop all MPLS labels from stack

FIG. 8

900 →

0	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	3	3							
LENGTH										NEXT INST OFF										INDEX				D	U _d	U _i	OPCODE				PD	DF	A	PHB	GP	R
902										904										906				908	910	912	914				916	918	920	922	924	

FIG. 9




FIG. 10






FIG. 10 is a block diagram of a packet processor 1200.








FIG. 14




FIG. 15




FIG. 16




FIG. 17